The tolerance of the circuit topology proposed for the National Ignition Facility (NIP) power conditioning system to specific fault conditions is investigated. A new pulsed power circuit is proposed for the NIP which is simpler and less expensive than previous ICF systems. The inherent fault modes of the new circuit are different from the conventional approach, and must be understood to ensure adequate NIP system reliability. A test-bed which simulates the NW capacitor module design was constructed to study the circuit design. Measurements from test-bed experiments with induced faults are compared with results from a detailed circuit model. The model is validated by the measurements and used to predict the behavior of the actual N module during faults. The model can be used to optimize fault tolerance of the NIP module through an appropriate distribution of circuit inductance and resistance. The experimental and modeling results are presented, and fault performance is compared with the ratings of pulsed power components. Areas are identified which require additional investigation.
Introduction
The NIP laser requires a 320 MJ power conditioning system to drive the 7600 large Xenon flashlamps in the power amplifiers. The system consists of 200 modules which each store 1.6 MJ and drive approximately 40 flashlamps arranged in 20 parallel series-pairs. The power flow of one module is shown in Figure 1 . Figure 2 illustrates the compact design of the NIF module. The capacitors, switches, preionization hardware, charging supplies and control system share a common mounting structure and enclosure. Independence among modules is assured since a single primary power line feeds the module and all control connections are via fiber optics. A single large transmission line delivers the 500 kA, 360 us output pulse to the flashlamps. The pulse is distributed among the 20 flashlamp pairs by ballast inductors in a junction box nearthe laser amplifier. The nominal capacitor charge voltage is 23.5 kV.
40-OO-0394-0765pb0l
This circuit approach, shown schematically in Figure 3 , represents a cost savings of roughly 20% compared with previous systems such as LLNL's Nova laser' which use individual pulse-forming-networks and output cables for each flashlamp circuit. The savings result from the reduced number of components and simpler assembly. Single-bushing capacitors, used in the NIF circuit are less expensive than dual-bushing capacitors required in previous systems. Charge and safety dump resistors previously required for each circuit are The parallel circuit topology presents different fault modes than previous designs which must be accounted for in order to minimize the impact of circuit faults on the system reliability. The fault conditions of primaiy concern are summarized in Table 1 . Ten years of Nova operating experience support the predicted frequency of the fault modes.
We are primarily concerned with three fault modes Detailed measurements have been made using the test-bed in three configurations: capacitor fault with a resistive damping element, capacitor fault with a resistive and inductive damping element, and bus fault. The experiments have been performed at low voltage (1-3 kV) because of limitations of the existing damping element design. A resistive and inductive element is planned for the NIP module, however only the prototype was available for these measurements. Figure 5 illustrates the locations of detailed capacitor current measurements in the 6x6 capacitor array, and of the capacitor and bus faults. In order to predict the NIF module performance, the test-bed model is modified to account for the different capacitor values and physical layout of the NW design. An example of the network used to simulate the capacitor fault case is shown in Figure 6 The total circuit inductance and resistance are defmed by the amplifier pulse width and system transfer efficiency requirements. However, some flexibility in distributing the total inductance and resistance budgets may be exercised in order to maximize system fault tolerance. Parametric analyses using the SPICE model are performed for this purpose. The results, shown in Figures 7,8 and 9 illustrate worst-case fault current as a function of the ratio of circuit inductance and resistance in the ballast inductors and capacitor damping elements. These plots show that it is clearly desirable to place as much of the budgeted inductance and resistance as possible at the "two ends" of the system, e.g. at the capacitors and flashlamps, therefore minimizing the impedance of the transmission line and switch. Careful inspection of the plots also shows that resistance is more effective at limiting fault current at the capacitors than at the flashlamps for reasonable values of ballast inductance. The selected circuit values are used by the model to calculate the worst-case current in the critical components during fault modes ofinterest. The results, tabulated in Table 3 show that the values are within the ratings of available components in most cases. Two cases are identified which require additional development. The 300 kA current flowing in the damping resistor during a short-circuit of the corresponding capacitor will likely cause permanent damage, and this element will be replaced after such an event. Additional tests will validate adequate performance of this component during full-energy faults. The second issue identified is the fault current flowing in the bus or transmission line during a short-circuit bus fault. The 1 .6 MA peak current may result in forces which exceed the material strength for reasonable methods of force-bracing. Additional analysis and force-bracing design work will resolve this issue. Since the expected frequency of this type of fault is very low, a reasonable solution might be to allow the bus to fail (non-catastrophically) and replace the damaged hardware after the fault. 
Conclusions
The fault-tolerance of the low-cost NIF pulsed power circuit approach has been investigated with a combination of experiments and modeling. A test-bed was used to validate a SPICE circuit modeL The model was used to perform parametric analyses which enable an optimum distribution of the budgeted inductance and resistance. The resulting predicted fault current values were then used to determine the required ratings of system components and identify areas requiring further development.
